(Solved) : Mips Based Computer Direct Mapped Cache Address Received Cache Divided Following Fields In Q37156548 . . .
Assembly Language
A MIPS based computer has a direct mapped cache. The address received by the cache is divided into the following fields: Index 9-5 Tag 31-10 Offset 4-0 a) 2.5 Pts] What is the cache block size (in words)? And how many lines does this cache have? b) [2.5 Pts] What is the ratio of the overhead bits w.r.t the total number of bits in the cache? c) [5 Pts] Starting from power on, the following byte-addressed cache references are recorded. Address 0 4 16 132 232 160 1024 30 140 3100 180 2180 What is hit ratio? Show transcribed image text A MIPS based computer has a direct mapped cache. The address received by the cache is divided into the following fields: Index 9-5 Tag 31-10 Offset 4-0 a) 2.5 Pts] What is the cache block size (in words)? And how many lines does this cache have? b) [2.5 Pts] What is the ratio of the overhead bits w.r.t the total number of bits in the cache? c) [5 Pts] Starting from power on, the following byte-addressed cache references are recorded. Address 0 4 16 132 232 160 1024 30 140 3100 180 2180 What is hit ratio?
Expert Answer
Answer to A MIPS based computer has a direct mapped cache. The address received by the cache is divided into the following fields:…
OR